# Abnormal Behavior of Threshold Voltage Shift in Bias-Stressed a-Si:H Thin Film Transistor under Extremely High Intensity Illumination


Sang Youn Han,\* Kyung Tea Park, Cheolkyu Kim, Sanghyun Jeon, Sung-Hoon Yang, and Hyang-Shik Kong

Display Research Center, Samsung Display Co., Yongin, Gyeonggi-do 446-920, South Korea

**ABSTRACT:** We report on the unusual behavior of threshold voltage turnaround in a hydrogenated amorphous silicon (a-Si:H) thin film transistor (TFT) when biased under extremely high intensity illumination. The threshold voltage shift changes from negative to positive gate bias direction after ~30 min of bias stress even when the negative gate bias stress is applied under high intensity illumination (>400 000 Cd/cm<sup>2</sup>), which has not been observed in low intensity (~6000 Cd/cm<sup>2</sup>). This behavior is more pronounced in a low work function gate metal structure (Al: 4.1–4.3 eV), compared to the high work function of Cu (4.5–5.1 eV). Also this is mainly observed in shorter wavelength of high photon energy illumination. However, this

XINTERFACES

ACS APPLIED MATERIALS



**Research Article** 

www.acsami.org

behavior is effectively prohibited by embedding the high energy band gap (~8.6 eV) of SiO<sub>x</sub> in the gate insulator layer. These imply that this behavior could be originated from the injection of electrons from gate electrode, transported and trapped in the electron trap sites of the SiN<sub>x</sub>/a-Si:H interface, which causes the shift of threshold voltage toward positive gate bias direction. The results reported here can be applicable to the large-sized outdoor displays which are usually exposed to the extremely high intensity illumination.

KEYWORDS: amorphous silicon, thin film transistor, threshold voltage, electron traps, high intensity illumination

## I. INTRODUCTION

Hydrogenated amorphous silicon (a-Si:H) is widely used as an active layer in active matrix liquid crystal displays (AMLCDs) and can be prepared at a lower temperature over a large area with a simple process, offering a sufficient field effect mobility for pixel thin film transistor (TFT) driving.<sup>1–8</sup> Also, it has attracted a great deal of attention as a solar cell,<sup>9,10</sup> and recently, position sensors with nanostructured film<sup>10,11</sup> and image sensors<sup>12</sup> were reported, which could be used in flexible devices using plastic films.<sup>13–15</sup> However, these state of art devices still have instability problems of threshold voltage shift under constant direct current (DC) operation. After prolonged gate bias stress, the electrical properties are undesirably deviated from the initial values.<sup>16–18</sup> Additionally, it was reported that a-Si:H and amorphous oxide semiconductor showed the persistent photoconductance effect, which could be another instability issue that should be overcome.<sup>19</sup> Even though this issue has been avoided using an appropriate addressing method, this instability in voltage shift is a challenge in the a-Si:H based device that should be understood thoroughly for long-term stable operation.

The gate bias instability of a-Si:H TFTs has been studied for several decades and has generally been explained by two mechanisms: charge trapping within the gate insulator associated with trap sites and defect states created by the breaking of weak bonds within a-Si:H.<sup>20–26</sup> At negative gate bias stress, the threshold voltage commonly shifts toward the

negative gate voltage region due to the hole trapping, in which the holes are injected from a-Si:H active layer.<sup>16,21,27</sup> Recently, however, as the stress voltage increases, the turnaround phenomenon of the threshold voltage shift was reported, attributed to the compensation of hole trapping and state creation.<sup>28</sup> Currently, we observe this turnaround behavior under high intensity illumination, which has not been reported yet. This turnaround phenomenon is essential to thoroughly understanding the underlying mechanism and for fabricating the stable devices.

In this study, we report on the unusual behavior of bias-stress induced a-Si:H TFT under extremely high intensity illumination. In our system, the turnaround behavior of threshold voltage from negative to positive bias direction was observed under extremely high intensity illumination when only negative gate bias was applied. For this, various light intensities, TFT structures, and characterizations were applied to observe the behavior of threshold voltage shift. On the basis of these, we analyzed the underlying mechanism of this behavior, showing that the electrons from contact gate metal played a key role in supplying electrons into the gate insulators, which are trapped at the interface between gate insulator and a-Si:H active layer. Since recent large AMLCDs such as digital signage display have

Received:
 April 26, 2015

 Accepted:
 July 1, 2015


 Published:
 July 1, 2015

#### **ACS Applied Materials & Interfaces**

been designed for outdoor use, higher illumination for the backlight is desired to increase the visibility. This phenomenon has thus direct technological impact and motivates deeper studies of the cause of instability in a-Si:H TFTs.

### **II. EXPERIMENTAL PROCEDURES**

The TFT employed in this work was a conventional inverted staggered bottom gated structure. After the deposition and patterning of gate metals with Ti/Cu (30/300 nm), the a-SiN<sub>x</sub> (450 nm), a-Si:H (200 nm), and n<sup>+</sup> a-Si:H (50 nm) were deposited consequently for gate insulator, active layer, and ohmic contact layer with plasma enhanced chemical vapor deposition method at 320 °C. The active area was patterned with conventional UV photolithography and dry etching with SF<sub>6</sub> based gas. Source/drain metals (Mo/Al/Mo = 50/250/100 nm) were then deposited and patterned, followed by the passivation of the device with a-SiN<sub>x</sub> (200 nm) grown at 280 °C. Finally, the contact holes were opened by dry etching process. The width and length of the fabricated devices were 25 and 5  $\mu$ m, respectively. The schematic TFT device structure used in these experiments are shown in Figure 1a.



**Figure 1.** (a) Schematic TFT structure used in these experiments. Evolution of transfer current–voltage (I-V) curves in a-Si:H TFT with the  $V_{gs} = -25$  V and  $V_{ds} = 10$  V for 3 h under the illumination of (b) 6000 and (d) 400 000 cd/cm<sup>2</sup>. Resultant temporal evolutions of threshold voltage shift in a-Si:H TFT under the illumination of (c) 6000 and (e) 400 000 cd/cm<sup>2</sup>.

The electrical and bias stress tests were carried out with a probe station within a light shield box. To observe the light-induced degradation in TFT, a white LED was employed, capable of controlling the light intensity over 400 000 cd/cm<sup>2</sup>, which was compared with the low intensity illumination (~6000 cd/cm<sup>2</sup>). The negative gate bias of -25 V and drain voltage of 10 V were applied at 60 °C (NBTIS). The bias stress was applied for 3 h and monitored for behavior of threshold voltage with time in the photo states. The energy band gap was measured using electron energy loss spectroscopy (EELS) and the energy difference between  $E_{\rm F}$  and  $E_{\rm v}$  was observed by X-ray photoelectron spectroscopy (XPS).<sup>29,30</sup>


#### **III. RESULTS AND DISCUSSION**

Figure 1 shows the comparative evolutions of transfer currentvoltage (I-V) curves in a-Si:H TFT under the same negative gate bias-stress ( $V_{\sigma s} = -25$  V,  $V_{ds} = 10$  V, T = 60 °C) with only different light intensity conditions (6000 vs 400 000 cd/cm<sup>2</sup>). For a lower light intensity of 6000  $cd/cm^2$  (Figure 1b), the normal negative shift of threshold voltage as a function of stress time was observed. The resultant temporal evolution of threshold voltage shift in a-Si:H TFT is displayed in Figure 1c. The threshold voltage at each stress time was obtained from the extrapolation (intercept to x-axis) of the drain current (blue). Additionally, the gate voltage change at the drain current of 1 nA (red) was estimated, which to be useful when the subthreshold slope was changed with stress time. For 3 h of NBTIS under low intensity illumination, the threshold voltage shifted about ~-7.5 V and the gate voltage changed at  $I_{ds} = 1$ nA was  $\sim -8.7$  V. This behavior in threshold voltage is in good agreement with the previous results observed in a-Si:H TFT under the conventional NBTIS condition, explained as the holes trapping at the interface of  $a-SiN_x$  gate insulator and a-Si:H active layer.<sup>16,21</sup> When the a-Si:H TFT was stressed under extremely high illumination over 400 000 cd/cm<sup>2</sup>, the abnormal behavior of evolutions in transfer I-V (Figure 1d) as well as its threshold voltage change were observed (Figure 1e). Until the stress time of around 1800 s, there appeared the similar behavior with low intensity NBTIS showing the shift toward the negative gate bias direction about -3.3 V; however, after ~1800 s, the threshold voltage shift of ~1 V toward positive gate voltage region was observed. In particular, the subthreshold swing was slightly increased with stress time, as shown in Figure 1d. This behavior can be interpreted as the degradation and the creation of dangling bonds, known as the Staebler-Wronski effect.<sup>31</sup> This implies that threshold voltage turnaround phenomenon was accompanied by the increase of dangling bonds due to the high intensity illumination condition.32

Theoretically, when the threshold voltage moves toward positive gate bias direction under the high intensity illumination condition in negative gate bias, two possible origins of trapped charges can be considered in a-Si:H TFT; the increase of electrons trapping or the decease of holes trapping.<sup>20–26</sup> For the electrons trapping to be increased, the extra electrons should be supplied into the gate insulator during the bias stress, and the injected electrons should be transported toward the a-SiN<sub>x</sub>/a-Si:H interface. On the contrary, the reduced holes trapping would accompany the decrease in hole trap sites at the interface of a-SiN<sub>x</sub> and a-Si:H.<sup>21,25,26</sup> In this context, we applied three strategies in manners that can verify the cause of this unusual behavior among these two hypothetical mechanisms, clarifying the source of trapped carriers.

The first strategy was to check the dependence of work function (WF) in gate metals on the abnormal behavior of threshold voltage under high intensity NBTIS test. If the electrons could be supplied and injected into the gate insulator under extremely high intensity illumination condition, it is expected that the amount of electrons should be easily injected in case of low WF gated metal TFT than that of higher one. Therefore, two kinds of metal with different WF (Al (WF: 4.1– 4.3 eV) vs Cu (WF: 4.5–5.1 eV)) were prepared.<sup>33</sup> In order to increase the credibility of the result, two kinds of TFTs (10 TFTs in each condition) were tested and analyzed statistically. The field effect mobilities of fabricated TFTs were nearly same

as ~0.4 cm<sup>2</sup>/(V s). (The detailed measurement method was described elsewhere.<sup>16</sup>) Figure 2a shows the resultant temporal



**Figure 2.** Temporal evolutions of threshold voltage shift with various conditions. (a) Dependence of work function in gate contact metal (Al (red) and Cu (black)) and (b) schematic energy band diagrams of Cu and Al/gate insulator  $(SiN_x)$  structure, evaluated from ref 33. (c) Dependence of incident light wavelength on the abnormal behavior in NBTIS test and (d) spectral power of incident beam (short and long wavelength) as a function of wavelength. (e) New concept TFT including thin SiO<sub>x</sub> layer within the gate insulator  $(SiN_x)$ . This concept was introduced, and its threshold voltage behavior was monitored under extremely high intensity condition NBTIS test. (f) Electronic energy band structure measured/calculated by EELS and XPS.

evolution of threshold voltage shift under high intensity NBTIS with Cu and Al gated a-Si:H TFT. The schematic energy band diagrams of Cu and Al-gate/gate insulator  $(SiN_x)$  structure are illustrated in Figure 2b. In the case of Al gated TFT, most of TFTs showed the unusual behavior of threshold voltage turnaround, on the other hand, only some of Cu gate TFT turned around in threshold voltage. The difference between the two groups was verified statistically. This provides one of the clues that the electrons from near the Fermi level of gate metal with an aid of high intensity illumination might be injected into gate insulator, resulting in the trapping of electrons at the a-SiN<sub>x</sub>/a-Si:H interface.


Second, the dependence of incident light wavelength in NBTIS test on the abnormal threshold voltage shift was examined in order to find the cause of this behavior. If the electrons could be injected into the gate insulator under high intensity NBTIS, it is expected that the amount of injected electrons would be much higher in the wavelength of blue region (short wavelength) which has higher photon energy than that of red region (long wavelength) with relatively low photon energy.<sup>34,35</sup> Thus, two different wavelengths of light were injected respectively during high intensity NBTIS, and the resulting behavior was compared. As shown in Figure 2c, when the light corresponding to blue region with high photon energy was illuminated on the a-Si:H TFT under high intensity NBTIS, in most cases, the abnormal threshold voltage turnaround was observed. Meanwhile, when the longer wavelength of red region was illuminated during NBTIS, no turnaround behavior was found in our experiment. Each electroluminescent spectrum converted into spectral power is displayed as a function of wavelength in Figure 2d. The main peak of each spectrum was 610 nm (red) and 450 nm (blue), and their corresponding photon energies were 2.03 and 2.76 eV, respectively. Also the total energy integrated from each spectrum was slightly higher in longer wavelength (red) than that of shorter wavelength (blue) by 1.14 times, meaning that the photon energy of each spectrum is more critical in the turnaround behavior of threshold voltage than the total energy. This result provides other evidence that the injected electrons from gate metal could be the source of trapped carriers, resulting in the positive turnaround of threshold voltage under high intensity illumination. It has been reported that in NBTIS test of a-Si:H TFT, the photon energy is closed related to a creation of subgap states and the charge trapping is determined by the relation between the photon energy and the band offset.<sup>35</sup> Therefore, the energy barrier from Cu gate to gate insulator is estimated to be 1.5-2.1 eV (Figure 2b) that the amount of electron could be injected into a-SiN<sub>x</sub> gate insulator with an aid of short wavelength of photon energy (2.76 eV).

Finally, we modified the TFT structure by inserting thin SiO<sub>x</sub> layer within the SiN<sub>x</sub> gate insulator in order to provide the function that blocks the injected electrons, which offered the opportunity to obstruct the transport of electrons injected from gate electrode. It is expected that this thin  $SiO_r$  layer effectively blocks the hopping of electrons among the applied negative bias because it has high energy bandgap of ~9 eV as well as it was reported that  $SiO_x$  has lower defect density in comparison with SiN<sub>x</sub> gate insulator,<sup>36</sup> suppressing the diffusion of charged carriers.<sup>37</sup> The thickness of inserted  $SiO_x$  layer was 10 nm at depth of 10 nm from gate metal/SiN<sub>x</sub> and total capacitance of gate insulator was identical to previous one by adjusting thickness of  $SiN_x$  gate insulator layer. It was reported that the amount of threshold voltage shift originated by the injection of electrons from gate metal is proportional to the distance of transported carriers.<sup>38</sup> Based on this, it is desirable to form the thin  $SiO_x$  blocking layer near the gate metals; however, it is inevitable that the gate metal was oxidized during the  $SiO_r$ deposition resulting in the deterioration of electrode. In the process point of view, the insertion of SiO<sub>x</sub> thin layer was more effective than replacing of  $SiN_x$  into  $SiO_{xy}$  because the  $SiN_x$  gate insulator showed the higher process compatibility in dry etching. Moreover, the TFT I-V characteristics were deteriorated when a-Si:H comes in contact with SiO<sub>x</sub> layer. When the initial transfer I-V curves were compared after modifying the gate insulator layer with the insertion of very thin layer, no significant change was observed. Figure 2e shows the resultant evolution of threshold voltage in the newly SiO<sub>x</sub> layer introduced TFT structure. The band offset and the energy band structures of a-SiO<sub>x</sub> and a-SiN<sub>x</sub> are schematically illustrated in Figure 2f, offering larger conduction band offset (2.2 eV) to be felt as large injection barrier for electrons. In repeated high

#### **ACS Applied Materials & Interfaces**

illumination NBTIS test with several other devices, no abnormal turnaround behavior was observed, meaning that the transport of injected electrons from gate electrode was effectively blocked by the potential barrier, resulting in the normal behavior of threshold voltage shift even in high intensity illumination NBTIS.

Considering the aforementioned experimental results, the abnormal behavior of threshold voltage could be strongly related to the injection of electrons from gate metals under high intensity of NBTIS. Figure 3 shows the schematic energy band



**Figure 3.** Schematic energy band diagrams under negative gate bias stress with high intensity illumination in a-Si:H TFT of (a) a conventional gate insulator scheme  $(SiN_x)$  and (b) a thin  $SiO_x$  layer inserted in the  $SiN_x$  gate insulator.

diagrams of normal (Figure 3a) and thin  $SiO_x$  layer inserted TFT structure (Figure 3b). Under NBTIS condition with extremely high intensity light, higher amount of electrons can be injected with an aid of photon energy from gate electrode, which was confirmed by the associated experiments that showed the dependence on the light wavelength and the WF of gate metals in the abnormal behavior of a-Si:H TFT. Both the low WF of contact metal and the shorter wavelength of incident light infer the possibility of injection of electrons from gate electrode. Once the electrons are injected into the gate insulator, it is expected that the injected electrons transport via negative gate bias through the conduction band and reach the SiN<sub>x</sub>/a-Si:H interface, finally trapped in the electron sites. The turnaround behavior was usually observed after 30 min of the initial negative directional shift. Generally, the holes trapping rate at the interface under constant negative gate bias stresses is generally decreased with the stress time and the electron trapping rate at the interface is increased with an aid of illumination. Therefore, the delayed turnaround behavior can be understood by the competition of holes and electrons trapping at the interface and the higher trapping rate of electrons provided from gate electrode. However, in thin SiO<sub>x</sub> layer inserted TFT within gate insulator layer, the transport of electrons from gate electrode side to trap sites is blocked by the potential energy barrier, resulting in the only negative shift of threshold voltage in a-Si:H TFT by the holes traps, as shown in

Figure 3b. The injected electrons from gate electrode could be a leakage current source; however, the calculated and measured current level based on our TFT dimension is extremely low  $(10^{-15}-10^{-14} \text{ A})$ , which can be negligible in the operation of TFT.

#### **IV. CONCLUSION**

In conclusions, under extremely high intensity NBTIS, we observed the threshold voltage shift turnaround even in the negative gate bias, in which the it shifted toward negative direction of -3.3 V, but after the stress time of around 1800 s, it moved toward positive bias direction of  $\sim 1$  V. This behavior was verified by the associated experiments, the dependence of work function in gate metal (Al vs Cu), incident wavelength of light (blue vs red), and the modified gate insulator structure, expecting that it could be originated from the injection of electrons from gate electrode as well as the transport to the  $SiN_x/a$ -Si:H interface. The transported carriers are trapped in the electron trap sites, causing the shift of threshold voltage toward positive gate bias direction. Currently, there increase a variety of large-sized AMLCDs for outdoor displays, such as digital signage and outdoor billboards, which are expected to be new fields of application in AMLCD panels. And, a high intensity backlight should be built within the LCD module for their visibility during the daytime, which raises the risk of abnormal operation of these displays. Therefore, these studies provide clear implications for stable operation of a-Si:H TFTs under extreme intensity illumination conditions.

#### AUTHOR INFORMATION

#### **Corresponding Author**

\*E-mail: Sangyoun.han@samsung.com (S.Y.H.).

#### Notes

The authors declare no competing financial interest.

#### ACKNOWLEDGMENTS

S.Y.H. acknowledges Lynee Lawson of Department of Linguistics in the University of Illinois at Urbana–Champaign for valuable assistance in preparing this article and also acknowledges support from Samsung Display Co. through a visiting research scholar program.

#### REFERENCES

(1) Lin, C.-I.; Fang, Y.-K.; Kuo, C.-H. Studies of the New Findings in Preparing a Scaled Amorphous Silicon Thin-Film Transistor. *Appl. Phys. A: Mater. Sci. Process.* **2014**, *116*, 1655–1660.

(2) Liao, C.; He, C.; Chen, T.; Dai, D.; Chung, S.; Jen, T. S.; Zhang, S. Design of Integrated Amorphous-Silicon Thin-Film Transistor Gate Driver. J. Disp. Technol. 2013, 9, 7–16.

(3) Han, S. Y.; Jeon, K. S.; Cho, B.; Seo, M. S.; Song, J.; Kong, H.-S. Characteristics of a-SiGe:H Thin Film Transistor Infrared Photosensor for Touch Sensing Display. *IEEE J. Quantum Electron.* **2012**, *48*, 952–959.

(4) Kim, G.; Kang, S. J.; Dutta, G. K.; Han, Y.-K.; Shin, T. J.; Noh, Y.-Y.; Yang, C. A Thienoisoindigo-Naphthalene Polymer with Ultrahigh Mobility of 14.4 cm<sup>2</sup>/V·s That Substantially Exceeds Benchmark Values for Amorphous Silicon Semiconductors. *J. Am. Chem. Soc.* **2014**, *136*, 9477–9483.

(5) Subramaniam, A.; Cantley, K. D.; Stiegler, H. J.; Chapman, R. A.; Vogel, E. M. Submicron Ambipolar Nanocrystalline Silicon Thin-Film Transistors and Inverters. *IEEE Trans. Electron Devices* **2012**, *59*, 359– 366.

(6) Kim, C.-S.; Kang, B. K.; Jung, J. H.; Lee, M. J.; Kim, H. B.; Oh, S. S.; Jang, S. H.; Lee, H. J.; Kastuyoshi, H.; Shin, J. K. Active Matrix

#### **ACS Applied Materials & Interfaces**

Touch Sensor Perceiving Liquid Crystal Capacitance with Amorphous Silicon Thin Film Transistors. Jpn. J. Appl. Phys. 2010, 49, 03CC03.

(7) Han, S. Y.; Kim, D. C.; Cho, B.; Jeon, K. S.; Seo, S. M.; Seo, M. S.; Jung, S.-W.; Jeong, K.; Kim, W. K.; Yang, S. H.; Song, J.; Kong, H. S.; Kim, H. G. A Highly Sensitive and Low-Noise IR Photosensor Based on a-SiGe as a Sensing and Noise Filter: Toward Large-Sized Touch-Screen LCD Panels. J. Soc. Inf. Disp. 2011, 19, 855–860.

(8) Huang, Y.; Wagner, S.; Sturm, J. C. Nonvolatile Amorphous-Silicon Thin-Film-Transistor Memory Structure for Drain-Voltage Independent Saturation Current. *IEEE Trans. Electron. Devices* **2011**, 58, 2924–2927.

(9) Schubert, M. B.; Merza, R. Flexible Solar Cells and Modules. *Philos. Mag.* **2009**, 28–30, 2623–2644.

(10) Martins, R.; Raniero, L.; Pereira, L.; Costa, D.; Águas, H.; Pereira, S.; Silva, L.; Gonçalves, A.; Ferreira, I.; Fortunato, E. Nanostructured silicon and its application to solar cells, position sensors and thin film transistors. *Philos. Mag.* **2009**, 28–30, 2699–2721.

(11) Zhu, J.; Yu, Z.; Burkhard, G.; Hsu, C.-M.; Connor, S.; Xu, Y.; Wang, Q.; McGehee, M.; Fan, S.; Cui, Y. Optical Absorption Enhancement in Amorphous Silicon Nanowire and Nanocone Arrays. *Nano Lett.* **2009**, *9*, 279–282.

(12) Street, R. A.; Wong, W. S.; Ng, T.; Lujan, R. Amorphous Silicon Thin Film Transistor Image Sensors. *Philos. Mag.* **2009**, *28–30*, 2687–2697.

(13) Chow, M. J.; Fomani, A. A.; Moradi, M.; Chaji, G.; Lujan, R. A.; Wong, W. S. Effects of Mechanical Strain on Amorphous Silicon Thin-Film Transistor Electrical Stability. *Appl. Phys. Lett.* **2013**, *102*, 233509-1–233509-3.

(14) Kattamis, A. Z.; Cherenack, K. H.; Ke, L.; Chen, J.-Z.; Wagner, S.; Sturm, J. C.; Rajan, K.; Hack, M. Reliability of Active-Matrix Organic Light-Emitting-Diode Arrays with Amorphous Silicon Thin-Film Transistor Backplanes on Clear Plastic. *IEEE Electron Device Lett.* **2008**, *29*, 63–66.

(15) Chan, I.; Moradi, M.; Sazonov, A.; Nathan, A. 150°C Amorphous Silicon Thin Film Transistors with Low-Stress Nitride on Transparent Plastic. *J. Disp. Technol.* **2011**, *7*, 36–39.

(16) Han, S. Y.; Jeon, K. S.; Song, J.; Jeon, H. S.; Bae, B. Y. Photo-Related Stress Effects in a-SiGe:H Thin Film Transistors for Infrared Image Sensors. J. Disp. Technol. 2013, 9, 30–36.

(17) Ha, T. J. Photo-Induced Electrical Instability in Hydrogenated Amorphous Silicon Based Thin-Film Transistors and the Effect of Its Phase Transition. *Curr. Appl. Phys.* **2015**, *15*, 330–334.

(18) Tsao, S. W.; Chang, T. C.; Yang, P. C.; Chen, S. C.; Lu, J.; Wang, M. C.; Huang, C. M.; Wu, W. C.; Kuo, W. C.; Shi, Y. Temperature Influence on Photo-Leakage-Current Characteristics of a-Si:H Thin-Film Transistor. *Solid-State Electron.* **2010**, *54*, 642–645.

(19) Hamed, A. J. Persistent Photoconductance in Doping-Modulated and compensated a-Si:H. *Phys. Rev. B: Condens. Matter Mater. Phys.* **1991**, *44*, 5585–5602.

(20) Chiang, C.-S.; Kanicki, J.; Takechi, K. Electrical Instability of Hydrogenated Amorphous Silicon Thin-Film Transistors for Active-Matrix Liquid-Crystal Displays. *Jpn. J. Appl. Phys.* **1989**, *37*, 4704–4710.

(21) Powell, M. J. Charge Trapping Instabilities in Amorphous Silicon-Silicon Nitride Thin Film Transistors. *Appl. Phys. Lett.* **1983**, 43, 597–599.

(22) Libsch, F. R.; Kanicki, J. Bias-Stress-Induced Stretched-Exponential Time Dependence of Charge Injection and Trapping in Amorphous Thin Film Transistors. *Appl. Phys. Lett.* **1993**, *62*, 1286– 1288.

(23) Park, H.-R.; Oh, D.-S.; Jang, J. Change in Bulk Defect Density of Hydrogenated Amorphous Silicon by Bias Stress in Thin Film Transistors Structures. *Appl. Phys. Lett.* **1996**, *68*, 3135–3137.

(24) Jackson, W. B.; Moyer, M. D. Creation of Near-Interface Defects in Hydrogenated Amorphous Silicon-Silicon Nitride Heterojunctions: The Role of Hydrogen. *Phys. Rev. B: Condens. Matter Mater. Phys.* **1987**, *36*, 6217–6220. (25) Powell, M. J.; Berkel, C.; French, I. D.; Nichoils, D. H. Bias Dependence of Instability Mechanisms in Amorphous Silicon Thin-Film Transistors. *Appl. Phys. Lett.* **1987**, *51*, 1242–1244.

(26) Powell, M. J.; Berkel, C.; Hughes, J. R. Time and Temperature Dependence of Instability Mechanisms in Amorphous Silicon thin-film transistors. *Appl. Phys. Lett.* **1989**, *54*, 1323–1325.

(27) Tsai, M.-Y.; Chang, T.-C.; Chu, A.-K.; Hsieh, T.-Y.; Lin, K.-Y.; Wu, Y.-C.; Huang, S.-F.; Chiang, C.-L.; Chen, P.-C.; Lai, T.-C.; Lo, C.-C.; Lien, A. Anomalous Degradation Behaviors under Illuminated Gate Bias Stress in a-Si:H Thin Film Transistors. *Thin Solid Films* **2014**, *572*, 79–84.

(28) Huang, C. Y.; Tsai, J.-W.; Teng, T.-H.; Yang, C. J.; Cheng, H.-C. Turnaround Phenomenon of Threshold Voltage Shifts in Amorphous Silicon Thin Film Transistors under Negative Bias Stress. *Jpn. J. Appl. Phys.* **2000**, *39*, 5763–5766.

(29) Han, S. Y.; Cho, B.; Takeuchi, N. Effects of the Optical Energy Bandgap and Metal Work Function on the Contact Resistivity in a-SiGe:H. J. Phys. D: Appl. Phys. **2014**, *47*, 075104.

(30) Park, Y.; Choong, V.; Gao, Y.; Hsieh, B. R.; Tang, C. W. Work Function of Indium Tin Oxide Transparent Conductor Measured by Photoelectron Spectroscopy. *Appl. Phys. Lett.* **1996**, *68*, 2699–2701.

(31) Staebler, D. L.; Wronski, C. R. Reversible Conductivity Changes in Discharge-Produced Amorphous Si. *Appl. Phys. Lett.* **1977**, *31*, 292– 294.

(32) Shimizu, T. Staebler-Wronski Effect in Hydrogenated Amorphous Silicon and Related Alloy Films. *Jpn. J. Appl. Phys.* 2004, 43, 3257–3268.

(33) Haynes, W. M. CRC Handbook of Chemistry and Physics; CRC, 2008; pp 12–114.

(34) Jeong, H. K.; Hur, I.; Kim, W.; Kim, J.; Kong, D.; Kim, Y.; Bae, M.; Choi, S.; Kim, D. M.; Kim, D. H.; Jung, K.-D.; Park, M.-S.; Yoo, M.-H. Characterization of Physical Parameter-Based Reliability on the Negative Bias Illumination Stress with Wavelength-Dependence in Amorphous Silicon Thin-Film Transistors. *Dig. Tech. Pap. - Soc. Inf. Disp. Int. Symp.* **2012**, *43*, 1133–1136.

(35) Chen, W.-T.; Hsueh, H. W.; Zan, H. W.; Tsai, C.-C. Light-Enhanced Bias Stress Effect on Amorphous In-Ga-Zn-O Thin Film Transistors with Light of Varying Colors. *Electrochem. Solid-State Lett.* **2011**, *14*, H297–H299.

(36) Kuo, Y. Thin-Film Transistors: Materials and Processes; Springer, 2004; pp 43-45.

(37) Oh, H.; Park, S-H K.; Hwang, C.-S.; Yang, S.; Ryu, M. K. Enhanced Bias Illumination Instability of Oxide Thin Film Transistors through Insertion of Ultrathin Positive Charge Barrier into Active Material. *Appl. Phys. Lett.* **2011**, *99*, 022105-1–022105-3.

(38) White, M. H.; Wang, Y.; Wrazien, S. J.; Zhao, Y. Advancement in Nanoelectronic SONOS Nonvolatile Semiconductor memory (NVSM) Device and Technology. *Int. J. High Speed Electron. Syst.* **2006**, *16*, 479–485.